Menu

Chip Creation Made Simple

provides you with a pre-built chip for integrating your custom design and an automated open-source design flow making it easy and affordable.
 
Only $9750 per project

Request MeetingGet Started

is the Perfect Solution for...

Startups

A rapid and affordable path to prototyping and low-volume production without tools and expertise needed.

  • Development based on open-source tools
  • Reference designs and automated design flows
  • Limited expertise needed
  • Large design community
Learn More

Universities

Providing a real-world chip fabrication experience to students and attracting new students to microelectronics design.

  • Open-source technology access, no legal agreements
  • Collaborate freely across teams and organizations
  • Accelerated design flows enable effective learning within a course session
Learn More

Research

Enabling easy access to technology and cost-effective fabrication

  • Access to fabrication services
  • Open-source technology and reference designs
  • Collaborate freely across teams and organizations
  • Large design community
Learn More

Shuttle Schedule

CI 2309CI 2311CI 2404CI 2406
Engineering Samples100 QFN100 QFN100 QFN100 QFN
Evaluation BoardsYesYesYesYes
Tapeout DateSeptember 11, 2023November 6, 2023April 24, 2024June 3, 2024
Delivery DateFebruary 28, 2024March 29, 2024September 15, 2024October 25, 2024
Bare Die Option
Reram Support
Request QuoteRequest QuoteRequest QuoteRequest Quote

>> Check the Status for Shuttles in Fabrication <<

Checkout the Silicon Showcase

See examples of fabricated silicon in action.

Go to Showcase
20220301_152012.jpg

What Do You Get with ?

A complete chip design with a RISC-V core for hosting your design

Provides power, IO and housekeeping functions for your design

Access to an open-source automated design flow

For implementing your design hosted inside the chip

10 sq mm of project space

Large area within the chip for hosting your design.

38 programmable IO's

Flexibly configurable supporting digital and analog signals

100 engineering samples

Fully assembled QFN parts. Pre-designed to match the chip IO pads

evaluation PCB boards

Your parts assembled on pre-designed evaluation boards ready to test

Firmware and test tools

Sample firmware, programming utilities and a test framework to jumpstart your testing.

Supports commercial EDA tools as well

Use commercial EDA tools to implement your project or sub-project macros. Open-source tools can still be used for the final integration and assembly.

What do you need to get started?

Beginner

Software Developer / Product Designer

  • Start with an automated design generated from Python
  • Integrate new functions from a library of components
  • Regenerate and implement a new design in minutes or hours

Intermediate

Embedded / FPGA Designer

  • Start with one of many reference designs from our community
  • Modify or replace the Verilog code to create your new design
  • Extend the existing test benches to verify your project
  • Regenerate and implement a new design in hours or days

Advanced

SoC or Mixed-signal ASIC Designer

  • Start with a full chip reference design that integrates a custom digital or analog M/S project
  • Develop your circuit using open-source or commercial EDA tools
  • Add to the existing test benches for the chip carrier to verify your functionality
  • Implement a new design in days or weeks

Our results

We've been building Efabless since 2014.

Thriving Community of 1000's of Chip Designers

 
Have an idea but lack the resources or expertise? We have a large community of boutique firms, individual chip designers and prosumer hobbyists trained on our software and ready to bring your idea to market.

Over 200 Chip Designs have gone to Fabrication

 
Our platform and users have a demonstrated track record of success

Cost-effective and flexible process technology

 
The 130nm process technology supports a broad range of designs including analog, complex digital and mixed-signal designs.

Open-source Assets

 
There are over 300+ IP and reference designs that can be forked and added so you can speed up your design. The library is growing and the assets are being used by various projects to build chips.

Only chipIgnite provides a complete end-to-end solution for creating your own chip at a very low cost

competitve_table.png

Jumpstart your project by leveraging an open-source design from our community

Riscduino

Arduino compatible Risc-V Based SOC

DeepSAC

A smart and wearable sleep apnea detection system capable of detecting apnea in real-time.

Sermo-SoC

An industrial motor control SoC for sensored DC servos and sensorless AC FoC applications.

View All

See all open-source projects here.

Reference Chip Design Specifications

chipIgnite provides design and fabrication of a semi-custom ASIC incorporating your own design within a 10mm2 user area on the chip. The carrier chip provides all the infrastructure required for building a chip including IO and power, clock, reset, and a management SoC that can be used to drive your project.

The management SoC includes a RISC-V processor, SRAM and a wishbone bus that extends into the user area for connecting your own peripherals.

Features:

  • 38 programmable IO's
  • 10 mm2 of User Project Area
  • Diagnostic port including IO configuration and Flash pass-thru access for programming
  • VexRiscv CPU with debug
  • 3 kbytes of RAM
  • Flash controller supporting execute-in-place
  • SPI, UART and GPIO
  • Counter/Timers
  • 128 signal logic analyzer for project

Find the documentation here

Check us out!

Connect with us on Github, Slack or Hackster

GithubSlackHackster
Contact Us

FAQ