VIEW PROJECT METADATA


FPGA250


0.2



We have a small, hand-crafted FPGA comprising CLB tiles, a MAC tile and an SRAM tile. Configuration is shifted in but each block can be reconfigured separately while running, enabling partial reconfiguration.

CS 250 VLSI Systems Design
UC Berkeley
Fall 2020



['Open MPW']

Close