Logo

fuserisc2

public

Fuserisc2 is a Heterogeneous Multicore SoC, integrating a customised embedded FPGA fabric and two RISC-V cores (modified IBEX cores from LowRISC). 

 

If you are collaborating on this project, please click here to access your collaboration files, and click "Accept Share" in the actions column if you haven't done so already.

project layout image
project layout image
Layout Image
Owner

Nguyen Dao

Summary

Demonstration of the Fabulous FPGA design flow using the Skywater 130 process. This project demonstrate Fuserisc2 - a Heterogeneous Multicore SoC, integrating a customised embedded FPGA fabric and two RISC-V cores (modified IBEX cores from LowRISC).

Version

v3

Process

sky130A

Shuttle Tags

Open MPW

MPW-3