Logo

Tag Search

"profiles" search for "skills": Netgen
Open Search

Number of Results: 22

entry image

ridho azhar megantara354

im a student who want learn design VHDL

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Diva Eagle CAD Eldo Electric CAD Hercules Leadership Magic CAD Matlab Netgen ngspice Octave Python Scilab SKILL Software Developer System Verilog Verilog VHDL

Area of Expertise

Academic: Research
entry image

Shabab Alam

Skills

Cadence Virtuoso Magic CAD Matlab Netgen Python

Area of Expertise

Academic: Research Academic: Student Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Circuits: Memory Digital: DFT
entry image

sto

Principle Engineer at efabless corporation

Skills

C/C++ Cadence Virtuoso Diva Electric CAD Magic CAD Netgen ngspice Octave Python SKILL Software Developer Tcl/Tk

Area of Expertise

AWS infrastructure CAD: Scripting CAD: Tool Development Design Automation EDA Linux physical design verification unix system administration
entry image

Stephen Wu

Skills

Cadence Virtuoso Calibre Diva Eldo Electric CAD Magic CAD Matlab Netgen ngspice Octave Spectre Verilog

Area of Expertise

Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Circuits: Sensors Circuits: Signal Processing
entry image

Daniel Dobre

Skills

Magic CAD Netgen Verilog

Area of Expertise

Analog: Layout Circuits: Power Management Digital: Placement and Routing
entry image

Rohit Yadav

Skills

C/C++ Cadence Virtuoso Calibre Electric CAD Magic CAD Matlab Netgen ngspice Octave Python Scilab SKILL Spectre SPICE Opus System Verilog System-C Tcl/Tk Verilog

Area of Expertise

Academic: Research Analog: Design Analog: Modeling Analog: Simulation Analog: Verification CAD: Scripting Circuits: Microcontrollers Circuits: Power Management Circuits: Sensors Circuits: Signal Processing
entry image

Mohammed Zakir Hussain

Skills

Cadence Encounter Cadence Virtuoso Magic CAD Netgen ngspice Spectre Tanner L-Edit Verilog VHDL

Area of Expertise

Academic: Teaching Digital: RTL Digital: Synthesis
entry image

James Stine

Edward Joullian Endowed Chair in Engineering Oklahoma State University Department of Electrical and Computer Engineering VLSI Computer Architecture Research Group

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Magic CAD Matlab Netgen ngspice Octave Perl Python SKILL Spectre System Verilog Tcl/Tk Verilog VHDL

Area of Expertise

Academic: Research
entry image

Nishit Nathwani

I am a Master's student who has to know for learning and do experiments as well as for writing technical blogger. My website links are given below to connect with my open-source family of the VLSI champions. https://nishitnathwani.blogspot.com/ https://geniusvlsi.blogspot.com/

Skills

Cadence Virtuoso Eagle CAD Matlab Netgen ngspice Python Spectre Verilog VHDL

Area of Expertise

Academic: Teaching Analog: Design Analog: Simulation Circuits: Sensors Digital: Placement and Routing Digital: RTL Digital: Synthesis SoC: Floorplanning System: FPGA Programming
entry image

Hongzhe Jiang

Skills

C/C++ Cadence Virtuoso Calibre Electric CAD Magic CAD Matlab Netgen ngspice Python Verilog

Area of Expertise

Academic: Student
entry image

Matthew Guthaus

Professor of CSE at UC Santa Cruz

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Magic CAD Netgen ngspice Python Software Developer Verilog

Area of Expertise

Academic: Research Academic: Teaching CAD: Tool Development Circuits: Memory Circuits: Microcontrollers Circuits: Power Management Digital: Placement and Routing Digital: RTL Digital: Synthesis SoC: Floorplanning System: Fabrication Process System: PCB
entry image

Kranthi Kumar Pamarthi

I am passionate about all areas of VLSI Design and trying my level best to be an expert in the entire flow, analog, digital and mixed signal. Beyond chips, I like poetry, skating, skydiving, late night swimming and trekking in no particular order.

Skills

Magic CAD Matlab Netgen ngspice Octave Python System Verilog Tcl/Tk Verilog VHDL perl

Area of Expertise

Academic: Research Academic: Student CAD: Scripting Circuits: Filters Digital: DFT Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Neural Networks System: FPGA Programming
entry image

Yi Chung Chen

Skills

C/C++ Cadence Encounter Cadence Virtuoso Calibre Eagle CAD Electric CAD Magic CAD Netgen ngspice Perl Python SKILL Software Developer Spectre System Verilog Tanner L-Edit Tcl/Tk Verilog

Area of Expertise

Academic: Research Academic: Teaching Analog: Simulation CAD: Scripting CAD: Tool Development Circuits: Memory Circuits: Microcontrollers Digital: Placement and Routing Digital: RTL Digital: Synthesis Digital: Verification Miscellaneous: Neural Networks SoC: Floorplanning System: Fabrication Process System: FPGA Programming System: Test Equipment
entry image

Rameen Anwar

I am Physical Design Engineer at MERL

Skills

Magic CAD Netgen ngspice

Area of Expertise

Academic: Research
entry image

Michele Quarantelli

Skills

C/C++ Cadence Virtuoso Calibre Eldo Leadership Magic CAD Matlab Netgen ngspice Octave SKILL Spectre SPICE Opus

Area of Expertise

Academic: Research Academic: Teaching Analog: Design Analog: Layout Analog: Simulation Analog: Verification Business: Management CAD: Scripting Circuits: Filters Circuits: Sensors Circuits: Signal Processing System: Fabrication Process
entry image

Thomas Parry

Mixed-signal designer

Skills

Cadence Virtuoso Calibre Matlab Netgen ngspice Python Spectre Tanner L-Edit Verilog VHDL

Area of Expertise

Analog: Design Analog: Layout Analog: Simulation Analog: Verification Digital: RTL Digital: Verification
entry image

Mark Martin

Principal Staff Engineer, ASIC Design and Development, Chief Technologist, JHU/APL Space Exploration Sector, Electronic Systems Engineering group

Skills

Magic CAD Matlab Netgen

Area of Expertise

Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification
entry image

Anton Balbekov

Skills

C/C++ Cadence Virtuoso Calibre Leadership Netgen Python SKILL Software Developer Spectre System Verilog Tcl/Tk Verilog

Area of Expertise

Academic: Research Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Analog: Verification Business: Patents CAD: Scripting CAD: Tool Development Circuits: Memory Digital: Placement and Routing Digital: Synthesis Digital: Verification SoC: Floorplanning SoC: Verification System: Power Integrity
entry image

Vishal Sao

Skills

Cadence Virtuoso Magic CAD Netgen ngspice Python

Area of Expertise

Analog: Design Analog: Layout
entry image

Prachi Mrudula

Be the someone among everyone who pioneers everyone to be a someone !

Skills

Cadence Virtuoso Magic CAD Netgen ngspice Python Spectre

Area of Expertise

Analog: Design Analog: Layout Analog: Simulation
entry image

Michael Stetzler

Skills

Cadence Virtuoso Electric CAD Magic CAD Netgen

Area of Expertise

Analog: Design Analog: Layout Analog: Simulation
entry image

Estevao Coelho Teixeira

I am a professor at Federal University of Juiz de Fora (UFJF). I'm interested on analog and mixed-signal integrated circuits, as well as analog and digital electronics and microprocessors.

Skills

Electric CAD Matlab Netgen Tanner L-Edit VHDL

Area of Expertise

Academic: Research Academic: Teaching Analog: Design Analog: Layout Analog: Modeling Analog: Simulation Circuits: Filters Circuits: Microcontrollers Circuits: Sensors System: PCB