• COMPANY
  • CONTACT
  • MARKETPLACE
  • LOGIN
  • REGISTRATION

If the problem persists, please contact the administrator.

Loading

MAYANK VASHISHT

contact

vashistmayank2@gmail.com
+91 79820 37427
LinkedIn public profile

about me

Interested in Design, Verification, and Hand-off of Analog IPs. Worked on the definition, modeling, design, verification of DC-DC converters, Chargers, Ideal-Diodes, LDOs, Regulators, Bandgap references, Current limiting and sensing architectures. Excited for challenges in Analog Design, Layout and Post-silicon verification.

Organization Memberships

skills

Cadence Virtuoso Matlab Octave SKILL Spectre System Verilog Verilog

area of expertise

Analog: Design Analog: Modeling Analog: Simulation Analog: Verification Circuits: Filters Circuits: Power Management Circuits: Signal Processing Digital: Verification SoC: ESD System: Test Programming

badges

interests

  • FAQ
  • Latest News
  • Efabless in the News
  • Forums
  • Blogs
  • Professional Training

  • Learn & Practice
  • Knowledgebase
  • Media Gallery
  • Geostats
  • Design Request Pricing
  • Design Platform Pricing
  • Marketplace Pricing

  • Technology License Agreement
  • Terms of Service
  • Privacy Policy