VLSI circuit design engineer with significant experience in microprocessor design in semiconductor processes from 65nm to 10nm.
Provided register file designs and design training for Intel Big Core and SOC projects. Helped create semi-automated array layout methodology. Established cross-organizational methodology for variation analysis in register files. Converged memory IP handling across multiple organizations.